
# Filterless 5.2W Class- F Mono Audio Amplifier

## **General Description**

The LPA2172 is a 5.2W, class-F mono audio amplifier integrated Class AB/D optional mode. It is capable of delivering 5.2watts of continuous average power to a  $2\Omega$ BTL load with less than 10% distortion (THD) from a 5V DC power supply. It offers low THD+N, allowing it to achieve high-quality Power Supply sound reproduction. The new filterless architecture allows the device to drive the speaker directly requiring no low-pass output filters, thus to save the system cost and PCB area. The LPA2172 is available in ESOP-8.

### Order Information



# **Applications**

- Portable Bluetooth Speaker
- Cellular and Smart mobile phone
- Square Speaker

### **Features**


- Shutdown current:<0.5uA
- 600KHz fixed frequency switching for amplifier
- 5.2W Output at 10% THD with a 2  $\Omega$  Load and 5V VDD for amplifier
- 4.2W Output at 1% THD with a 2 Ω Load and 5V VDD for amplifier
- 3.2W Output at 10% THD with a 4  $\Omega$  Load and 5V VDD for amplifier
- **Short Circuit Protection**
- Filterless, Low Quiescent Current and Low EMI
- Amplifier Efficiency up to 90%
- Free LC filter digital modulation, direct-drive speakers
- Thermal Shutdown
- Few External Components to Save the Space and cost
- Pb-Free Package

# **Marking Information**

Device	Marking	Package	Shipping				
LPA2172SPF	LPS	ESOP-8	4K/REEL				
	LPA2172						
YWX							
Y: Y is year code. W: W is week code. X: X is series number.							

LPA2172-03 Dec.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 1 of 10

# **Typical Application Circuit**



**Figure 1. Typical Application Circuit** 

# **Functional Pin Description**

Package Type	Pin Configurations						
	SD 1 O 8 VON						
	BYP 2   7 GND						
ESOP-8	MODE 3   6 VDD						
	VIN 4 5 VOP						
	Figure 2. The Pin Configurations						

LPA2172-03 Dec.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 2 of 10

# **Functional Pin Description**

Pin	PIN No.	DESCRIPTION
SD	1	Shutdown control. Active high.
BYP	2	Bypass pin. Connect a 1uF capacitor between this pin and GND.
MODE	3	Mode control pin. High voltage with Class_D mode and low voltage with Class_AB mode.
VIN	4	Input of amplifier.
VOP	5	Positive output of signal.
VDD	6	Voltage supply pin.
GND	7	Power ground.
VON	8	Negative output of signal.

# **Absolute Maximum Ratings**

VDD to GND	
Other Pin to GND	
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	
Operation Junction Temperature Range	
Operation Ambient Temperature Range	
Maximum Junction Temperature Range	150°C
Maximum Power Dissipation (PD,TA<40°C)	2.6W
Thermal resistance (junction to ambient)	45°C/W

LPA2172-03 Dec.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 3 of 10

# **Electrical Characteristics For Amplifier**

(VDD = 5V, GAIN = 20dB, RL=4 $\Omega$  , TA = 25 $^{\circ}$  C, Class D Mode, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Тур		Max	Units	
Farameter	Symbol				Class-D	Class-AB	IVIAA	Ullits	
Supply power	VIN			2.5			5.5	V	
		TUD N 400/	VDD=5.0V		3.3	3.2			
		THD+N=10%, f=1KHz,RL=4Ω	VDD=4.2V		2.3	2.3			
			VDD=3.7V		1.75	1.75			
		TUD:N 40/	VDD=5.0V		2.7	2.6			
Output power	Po	THD+N=1%, f=1KHz,RL=4Ω	VDD=4.2V		1.8	1.8		W	
			VDD=3.7V		1.4	1.4			
		TUD N 400/	VDD=5.0V		5.2	5.0			
		THD+N=10%, f=1KHz,RL=2Ω	VDD=4.2V		3.7	3.6			
			VDD=3.7V		2.8	2.7			
Power supply	PSRR	INPUT ac-grounded with CIN=0.47uF,	f=217HZ			30		dB	
ripple rejection	TORK	VDD=6.0V	f=20KHz		-	70		QD	
Signal-to-noise	SNR	VDD=5V,Class_AB,f=1KHz			93			- dB	
ratio	SINK	VDD=5V,Class_D,f=1KHz			92			uБ	
Output noise	V <sub>N</sub>	INPUT ac-grounded with CIN=0.47uF, VDD=5.0V			80			μV	
Efficiency	η	RL=4Ω, Po=3.2W , f=	=1KHz		90			%	
Switching frequency	F <sub>SW</sub>	VDD=2.5V to 5.5V			600			kHz	
Output offset voltage	Vos	VDD=5.0V, V <sub>SD</sub> =0V			3.5	3		mV	
Shutdown current	I <sub>LEAK</sub>	V <sub>SD</sub> =VDD=5.0V			0.3			uA	
Quiescent current	IQ	VDD=5.0V , No load			4	5		mA	
Threshold voltage of class D	$V_{\text{MOD\_D}}$	VDD=2.5-5.5V		0.7					
Threshold voltage of class AB	$V_{MOD\_AB}$	VDD=2.5-5.5V					0.5	V	
Threshold voltage	V <sub>SD_H</sub>	VDD=2.5-5.5V		0.7				<u> </u>	
of CTRL pin	$V_{SD\_L}$	VDD=2.5-5.5V					0.5		

LPA2172-03 Dec.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 4 of 10

# **Typical Operating Characteristic**

#### **Audio Precision**




Figure 3. THD+N VS Output Power, Freq=1kHz, class AB, RL=4Ω

Analyzer.THD+N Ratio A Left

5.5V,4ohm,AB

Magenta

Solid

#### **Audio Precision**





Figure 4. THD+N VS Output Power, class D, Freq=1kHz, RL=4  $\Omega$ 


## **Audio Precision**



Sweep	Trace	Color	Line Style	Thick	Data	Axis	Comment
1	1	Cyan	Solid	3	Analyzer.THD+N Ratio A	Left	3.3V,2ohm,class AB
2	1	Green	Solid	3	Analyzer.THD+N Ratio A	Left	3.7V,2ohm,class AB
3	1	Yellow	Solid	3	Analyzer.THD+N Ratio A	Left	4.2V,2ohm,class AB
4	1	Red	Solid	3	Analyzer.THD+N Ratio A	Left	5V,2ohm,class AB
5	1	Magenta	Solid	3	Analyzer.THD+N Ratio A	Left	5.5V,2ohm,class AB

Figure 5. THD+N VS Output Power, Freq=1kHz, class AB, RL=2Ω

### **Audio Precision**



Sweep	Trace	Color	Line Style	Thick	Data	Axis	Comment
1 2 3 4 5	1 1 1 1	Cyan Green Yellow Red Magenta	Solid Solid Solid Solid Solid	3 3 3 3 3	Analyzer.THD+N Ratio A Analyzer.THD+N Ratio A Analyzer.THD+N Ratio A Analyzer.THD+N Ratio A Analyzer.THD+N Ratio A	Left Left Left	, ,

Figure 6. THD+N VS Output Power, class D, Freq=1kHz, RL=2  $\Omega$ 

LPA2172-03 Dec.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 6 of 10

### **Audio Precision**




Figure 7. THD VS Frequency, Class D, RL=4 $\Omega$ 

#### **Audio Precision**




Figure 8. Output Amplitude VS Frequency, Class D, RL=4  $\Omega$ 

LPA2172-03 Dec.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 7 of 10



## **Applications Information**

#### **Maximum Gain**

The LPA2172 has two internal amplifier stages. The first stage's gain is externally configurable, while the second stage's is internally fixed. The closed-loop gain of the first stage is set by selecting the ratio of Rf to Ri while the second stage's gain is fixed at 2x.The output of amplifier 1 serves as the input to amplifier 2, thus the two amplifiers produce signals identical in magnitude, but different in phase Consequently, the differential gain for the IC is AVD=20log [2\*Rf/(Ri+7.6K)]

> Rf= 130 k  $\Omega$ ±10% class-AB Rf= 120 k  $\Omega$ ±10% class-D

#### SD Pin operation

In order to reduce power consumption while not in use, the LPA2172 contains shutdown circuitry to turn off the amplifier's bias circuitry. This shutdown feature turns the amplifier off when logic high is applied to the SD pin. When the SD pin voltage is below 0.5V, the chip enable and when the SD pin voltage is high then 0.7V, the chip is turned off.

### Power supply decoupling

The LPA2172 is a high performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output THD and PSRR a low as possible. Power supply decoupling affects low frequency response. Optimum decoupling is achieved by using two capacitors of different types targeting to different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series- resistance (ESR) ceramic capacitor, typically 1.0µF, works best, placing it as close as possible to the device VDD

terminal. For filtering lower- frequency noise signals, a large capacitor of 20µF (ceramic) or greater is recommended, placing it near the audio power amplifier.

### Input Capacitor (C i)

Ci for boost. Large input capacitors are both expensive and space hungry for portable designs. Clearly, a certain sized capacitor is needed to couple in low frequencies without severe attenuation. But in many cases the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 100Hz to 150Hz. In the typical application, an input capacitor Ci is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. Thus, using a large input capacitor may not increase actual system performance. In this case, input capacitor (Ci) and input resistance (Ri) of the amplifier form a high-pass filter with the corner frequency determined by equation below,

$$f_C = \frac{1}{2\pi R i C}$$

#### Analog Reference Bypass Capacitor (CBYP)

In addition to system cost and size, click and pop performance is affected by the size of the input coupling capacitor, Ci. A larger input coupling capacitor requires more charge to reach its quiescent DC voltage (nominally 1/2 VDD). This charge comes from the internal circuit via the feedback and is apt to create pops upon device enable. Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on pops can be minimized.

The Analog Reference Bypass Capacitor (CBYP) is the most critical capacitor and serves several important functions. During start-up or recovery from

LPA2172-03 Dec.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 8 of 10 shutdown mode, CBYP determines the rate at which the amplifier starts up. The second function is to reduce noise caused by the power supply coupling into the output drive signal. This noise is from the internal analog reference to the amplifier, which appears as degraded PSRR and THD+N. The LPA2172 incorporates circuitry designed to detect low supply voltage. When the supply voltage drops to 2.5V or below, the LPA2172 outputs are disabled, and the device comes out of this state and starts to normal function when VDD≥2.5V.

## **Short Circuit Protection (SCP)**

The LPA2172 has short circuit protection circuitry on the outputs to prevent damage to the device when output-to-output or output-to-GND short occurs. When a short circuit is detected on the outputs, the outputs are disabled immediately. If the short was removed, the device activates again.

#### **Over Temperature Protection**

Thermal protection on the LPA2172 prevents the device from damage when the internal die temperature exceeds 140°C. Once the die temperature exceeds the thermal set point, the device outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 30°C. This large hysteresis will prevent motor boating sound well and the device begins normal operation at this point without external system intervention.

#### How to reduce EMI

A simple solution is to put an additional capacitor 220pF at power supply terminal for power line. The traces from amplifier to speakers should design as

short as we can.




Figure 9 . Typical Ferrite Chip Bead Filter

## **PCB** Layout notices


- 1, In the path of the input signal plus a 103-to-ground high-frequency filter capacitor.
- 2, The power and ground and filter capacitor and bypass capacitors as close to the chip's pins, remember not to put the capacitor on the back of the board, through tiny holes through the jumper even over.
- 3, Power, ground, and a large current signal line to go to try to rough, if you want to add vias, the number of through-holes must be at least 6.
- 4, If you want to pursue as large as the effect of power, a large selection of speakers or sound chamber with low resistance (such as  $3.6\Omega$ ) speakers, or added to improve the supply voltage boost circuit.
- 5, Sensitive attention to shielding the signal line, it is best to use a differential signal. Try not to interfere with the sensitive line through the signal line.
- 6, The position on the board under the amplifier chip must be added vents and large areas of exposed copper and tin to enhance heat dissipation.

LPA2172–03 Dec.-2019 Email: <u>marketing@lowpowersemi.com</u> <u>www.lowpowersemi.com</u> Page 9 of 10



# **Packaging Information**

## ESOP8



SYMBOLS	DIMENSI	ON (MM)	DIMENSION (INCH)		
	MIN	MAX	MIN	MAX	
А	1.30	1.70	0.051	0.067	
A1	0.00	0.15	0.000	0.006	
A2	1.25	1.52	0.049	0.060	
b	0.33	0.51	0.013	0.020	
С	5.80	6.20	0.228	0.244	
D	4.80	5.00	0.189	0.197	
D1	3.15	3.45	0.124	0.136	
E	3.80	4.00	0.150	0.157	
E1	2.26	2.56	0.089	0.101	
е	1.27	1.27 BSC		) BSC	
Н	0.19	0.25	0.0075	0.0098	
L	0.41	1.27	0.016	0.050	
θ	0°	8°	0°	8°	

LPA2172-03 Dec.-2019 Email: marketing@lowpowersemi.com www.lowpowersemi.com Page 10 of 10