

Features

- 2.5-5.5V Operation Voltage
- 0.1µA Ultra-low Current Shutdown Mode
- Improved Pop & Click Circuitry
- Unique Modulation Scheme Reduces EMI Emissions
- No Output Filter Required
- Output Power (Po) at 5V VDD:

 8Ω load, 1% THD+N, 1.3W(typ)

 8Ω load, 10% THD+N,1.7W(typ)

- External Gain Configuration Capability
- 0.4V Compatible Threshold for SHDN Pin
- BTL Output Supporting Capacitive Loads
- RoHS Compliant and 100% Lead(Pb)-Free
- Package: DFN-8

Applications

- GPS Tracker
- PSP
- Game Machine
- Portable Electronic Devices

Marking Information



General Description

The LPA2108 is an audio power amplifier designed for portable applications such as GPS trackers. The LPA2108 is capable of delivering 1.7W of continuous average power to a 8Ω load from a 5V power supply with less than 10% distortion (THD+N).

The LPA2108 is designed specifically to provide high quality output audio power with a minimal number of external components. The LPA2108 does not require output coupling capacitors or bootstrap capacitors, and therefore is ideally suited where minimal board or solution size is a primary requirement. It features a low-power shutdown mode, which is achieved by driving the SHDN pin with logic high. Additionally, the LPA2108 features an internal thermal shutdown protection.

The LPA2108 contains circuitry to prevent "pop and click" noise that would occur during turn-on and turn-off transitions. For maximum flexibility, the LPA2108 provides an externally controlled gain (with resistors), as well as an externally controlled turn-on and turn-off times (with the bypass capacitor).

The LPA2108 is available in a DFN-8 package.

Ordering and Package Information

Part Number	Top Mark	Package	T&R	
LPA2108QVF	LPS LPA2108 YWX	DFN-8	4K/REEL	
Marking indication: Y: Production Year, W: Production week, X: Series Number				





Typical Application Circuits



Figure 1-2. Typical Application Circuits with Differential Input





Pin Configuration



DFN-8 (Top View)

Pin Description

Pin	Name	Description		
1	SHDN	Shutdown input pin. The device is enabled with this pin pulled low. The device enters the shutdown mode if this pin is floating or pulled high. This pin is internally pulled up to VDD through the R _{PU} resistor (refer to Figure 2 and Electrical Characteristics Table).		
2	BYP	Bypass capacitor pin. This pin provides the common mode voltage. Connect 1µF ceramic capacitor as close as possible to this pin.		
3	IN+	Positive input of the first amplifier. This pin receives the common mode voltage.		
4	IN-	Negative input of the first amplifier. This pin receives the audio input signal. Connect this pin to the feedback resistor R_F and to the input resistor R_{IN} (refer to Figure 2).		
5	VO1	Negative output. Connected this pin to the load and to the feedback resistor R_F .		
6	VDD	VDD power supply input. Connect at least 1µF ceramic capacitor as close as possible to this pin.		
7	GND	Ground.		
8	VO2	Positive output.		





Functional Block Diagram



Figure 2. Internal Block Diagram

Absolute Maximum Ratings (Note 1)

•	All pins to GND	0.3V to + 6V
•	Maximum Junction Temperature (TJMAX)	150°C
•	Storage Temperature Range, Tstg	65°C to 150°C
•	Maximum Soldering Temperature (at leads, 10 seconds)	260°C

*Note 1: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, instead of functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Information

•	Maximum Power Dissipation (T _A <= 25°C)	0.9W
•	Thermal Resistance (θJ _A) ^(Note 2)	107°C/W

*Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A)/\theta_{JA}$ or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4871, $T_{JMAX} = 150^{\circ}$ C. For the θ_{JA} , it is based on 2S2P JEDEC standard PCB.

Recommended Operating Conditions

•	Input Voltage	2.5V to 5.5V
•	Ambient Temperature	-20°C to 80°C



Electrical Characteristics

The following parameters are guaranteed under condition V_{DD} =5V, T_A = -40°C to 85°C unless otherwise noted. T_A = 25°C for typical value.

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
Vos	Output offset voltage (Measured differentially)	$V_i=0V, A_v=2V/V, V_{DD}=2.5V$ to 5.5V			3	20	mV
lq	Quiescent current	V_{DD} =5V, no load			4		mA
Ishdn	Shutdown Current	V _{SHDN} =0.35V, V _{DD} =2.5V to 5	5.5V		0.1	0	μA
			V _{DD} =5V	C	1.7		
		f=1kHz, R∟=8Ω, THD=10%	V _{DD} =4.2V	2-	1.2		
De	Output power		V _{DD} =3.7V		0.93		
PO		f=1kHz, R∟=8Ω, THD=1%	V _{DD} =5V		1.3		
			V _{DD} =4.2V		0.97		
			V _{DD} =3.7V		0.75		
THD+N	Total harmonic distortion plus noise	V_{DD} =5V, Po=1W, RL=8 Ω			0.3		%
		V _{DD} =5V, inputs	f=217Hz		-60		dB
PSRR	Supply ripple rejection ratio	ac-grounded with Ci= 20F, V(ripple)=200mV	f=1kHz		-62		dB
Vn	Output noise voltage	Inputs ac-grounded with Ci=0.47µF, V _{DD} =5V			35		uV
SNR	Signal-to-noise ratio	V _{DD} =5V, f=1kHz, THD=1%			98		dB
V _{SD_H}	SHDN pin logic High	V _{DD} =2.5V to 5.5V		1.4			V
V _{SD_L}	SHDN pin logic Low	V _{DD} =2.5V to 5.5V				0.4	V
twu	Device wake up time	V _{DD} =5V, C _{BYP} =1uF		110	150	190	ms
Rpu	SHDN pin internal pull-up resistor	V _{DD} =2.5V to 5.5V		357	568	2600	kΩ



LPA2108

Typical Performance Characteristics



Figure 8. P₀ VS Freq, THD+N =1%, R_L =8 Ω

500

Hz

50

100

50

200

100

500

Hz Figure 7. P₀ VS Freq, THD+N =1%, R_{L} =4 Ω

1k

2k

5k

10k

0 E 20

LPA2108 Rev0.1 Apr-2022

5k

10k



LPA2108



Figure 9. P₀ VS Freq, THD+N =10%, R_L =4 Ω

Audio Precision



Figure 10. P₀ VS Freq, THD+N =10%, R∟=8Ω



Functional Description

General Description

As shown in Figure 2, the LPA2108 has two operational amplifiers internally, allowing for a few different amplifier configurations. The first amplifier's gain is externally configurable, while the second amplifier is internally fixed in a unity-gain, inverting configuration. The close loop gain of the first amplifier is set by selecting the ratio of R_F to R_{IN} while the second amplifier's gain is fixed by the two internal 20k Ω resistors. Figure 2 shows the output of the amplifier one serves as the input to amplifier two, which results in both amplifiers producing signals identical in magnitude, but out of phase by 180°. Consequently, the differential gain A_{VD} for the IC is

$$A_{VD} = 2 \times \frac{R_F}{R_{IN}}$$

By driving the load differentially through outputs VO1 and VO2, an amplifier configuration commonly referred to as "BTL mode" is established. The BTL mode operation is different from the classical single-ended amplifier configuration where one side of the load is connected to ground.

A BTL amplifier design has a few distinct advantages over the single-ended configuration, as it provides differential drive to the load, thus doubling output swing for a specified supply voltage. Four times the output power is possible as compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited or clipped.

A BTL configuration, such as the one used in the LPA2108, also creates a second advantage over single-ended amplifiers. Since the differential outputs, VO1 and VO2, are biased at half-supply, no net DC voltage exists across the load. This eliminates the need for an output coupling capacitor, which is required in a single supply, single-ended amplifier configuration. Without an output coupling capacitor, the half-supply bias



Power Supply Bypassing

As with any amplifier, proper supply bypassing is critical for low noise performance and high-power supply rejection. The capacitor location on both the bypass and power supply pins should be as close to the device as possible. Typical applications employ a 5V regulator with 10 μ F tantalum or electrolytic capacitor and a ceramic bypass capacitor that aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LPA2108. The selection of a bypass capacitor, especially C_{BYP}, is dependent upon PSRR requirements, click and pop performance, system cost, and size constraints.

Shutdown Mode

In order to reduce power consumption while not in use, the LPA2108 contains a SHDN pin to externally turn off the amplifier. This shutdown feature turns the amplifier off when a logic high is placed on the SHDN pin. The LPA2108 has an internal pull-up resistor (R_{PU}) on the SHDN pin, if SHDN pin is floating, the device will shut down. By switching the SHDN pin to logic high or pull it up to VDD, the LPA2108 supply current draw will be minimized to shutdown current (I_{SHDN}), which is 0.1uA in typical.

Thermal Shutdown

The LPA2108 has thermal shutdown protection to fully protect the device from internally or externally generated excessive temperatures. The thermal shutdown circuit is activated when the die temperature exceeds a safe temperature (typ 170°C) and the switch is turned off. The switch automatically turns on again if the temperature drops below the threshold temperature.



Application Information

Capacitor Consideration

The external capacitor on VDD is recommended in application, 1μ F for C_{VDD} at least. Closer placement of the capacitors to the device is better for stability.

Shutdown Mode

The device contains a SHDN pin to externally turn off the amplifier. In many applications, a microcontroller or microprocessor output is used to control the shutdown circuitry to provide a quick, smooth transition into shutdown. Another solution is to use a switch, refer to Figure 2. When the switch is closed, the SHDN pin is connected to ground and turn-on the amplifier. If the switch is open, the internal pull-up resistor will disable the LPA2108. This scheme ensures that the SHDN pin will not float thus preventing unwanted state changes.

Power Dissipation

Power dissipation is a major concern when designing a successful amplifier, whether the amplifier is bridged or single-ended. A direct consequence of the increased power delivered to the load by a bridge amplifier is an increase in internal power dissipation. Since the LPA2108 has two operational amplifiers in one package, the maximum internal power dissipation is 4 times of a single-ended amplifier. The maximum power dissipation for a given application can be derived from below Equation.

$$P_{\rm D} = 4 * V_{\rm DD}^2 / (2\pi^2 R_{\rm L})$$

P_D: Power Dissipation (W)

V_{DD}: Input voltage (V)

 R_L : Speaker resistance (Ω)

$$T_{I} = P_{D} \times \theta_{IA} + T_{A}$$

T_J: Junction temperature (°C)

θ_{JA}: Package thermal resistance (°C /W) (Note 3)

T_A: Ambient temperature (°C)

It is critical that the maximum junction temperature T_{JMAX} of 150°C is not exceeded. T_{JMAX} can be determined from the power derating curves by using P_{DMAX} and the PC board foil area. By adding additional copper foil, the thermal resistance of the application can be reduced, resulting in higher P_D. Additional copper foil can be added to any of the leads connected to the LPA2108. If T_{JMAX} still exceeds 150°C, additional changes must be made. These changes can include reduced supply voltage, higher load impedance, or reduced ambient temperature.

*Note 3: The calculation base on thermal resistance is only valid in Lab condition. The value of θ_{JA} could change in customer PCB environment.

PCB Layout Guidelines

The PCB layout is critical to the optimal performance of an audio amplifier, some general mixed signal layout recommendations for LPA2108 as below:

- 1. Place the C_{VDD} capacitor as close as possible to the device with short, wide traces to the VDD and GND pins.
- 2. The power ground should be connected to the analog ground through a single point. It is further recommended to put analog and power traces over the corresponding analog and power ground traces to minimize noise coupling.
- 3. The PCB traces that connect the output pins to the load and the supply pins to the power supply should be as wide as possible to minimize trace resistance, this is helpful to maintain the highest output voltage swing and corresponding peak output power.
- 4. Avoid ground loops or running digital and analog traces parallel to each other (side-by-side) on the same PCB layer. Running digital and analog traces at 90 degrees to each other from the top to the bottom side as much as possible will minimize capacitive noise coupling and cross talk.

Page 9 of 11



5. Ensure enough copper area is used for heat sinking to keep the junction temperature below 150°C.





Package Information



CVMDOI	Dimensions In Millimeters				
STIVIDUL	MIN	NOM	MAX		
A	0.70	0.75	0.80		
A1	0.00	0.02	0.05		
b	0.18 0.25 0.30				
С	0.20 REF				
D	1.90	2.00	2.10		
D1	1.10	1.30	1.65		
E	1.90	2.00	2.10		
E1	0.60	0.75	0.85		
е	0.50 BSC				
Ĺ	0.25	0.35	0.40		
F	0.25	0.30	0.35		